NIRMA UNIVERSITY SCHOOL OF TECHNOLOGY, INSTITUTE OF TECHNOLOGY **B.Tech. Electronics & Communication Engineering** Semester - VI

<u>C</u>

		Т -
Course Code	2EC601	
Course Title	Computer Architecture	
rse Outcomes (COs)		
	e students will be able to	
	ice of the processor for given specifications.	
	e unit for a given instruction set.	
	ce of a single and multicycle data path.	
Realize cache mapping	and virtual memory address translation schemes.	
Syllabus:	Teaching Hou	rs:4
UNIT 1: Computer Performance		04
	e, Performance enhancement, Amdahl's law, Performance estimation.	-
	on Set Architecture of MIPS Processor	•
Instructions format, Addressing modes, Procedure and Data, Assembly language		0
programming, Instruc		
UNIT III: Arithmetic and Logical Unit Design Design of Adders and simple ALU, Multiplier and Divider.		0
	th and Control Path of MIPS processor	
	steps, single cycle and Multi-cycle data path, Performance of single and	1:
	h, Control unit synthesis, Microprogramming, Pipe-lined data path,	1,
	limits, Data dependencies and Hazards, branch prediction algorithms.	
pipeline performance	inly and Interfacing	
UNIT V: Buses, Li	inks and Interlacing	
UNIT V: Buses, Li Intra and Intersystem	m links, types of buses and its characteristics, bus communication	08
UNIT V: Buses, Li Intra and Intersyster protocols, bus arbitra	m links, types of buses and its characteristics, bus communication tion and performance, basics of interfacing and interfacing standards.	U
UNIT V: Buses, Li Intra and Intersyster protocols, bus arbitra UNIT VI: Memory	m links, types of buses and its characteristics, bus communication tion and performance, basics of interfacing and interfacing standards. y Organization	
UNIT V: Buses, Li Intra and Intersyster protocols, bus arbitra UNIT VI: Memory Memory hierarchy,	m links, types of buses and its characteristics, bus communication tion and performance, basics of interfacing and interfacing standards.	0

The self-study content will be declared at the commencement of the semester. Around 10% of the questions will be asked from self-study content.

Laboratory Work:

Laboratory work will be based on the above syllabus with a minimum of 10 experiments to be incorporated.

Suggested Readings:

- 1. Behrooz Parahami, Computer Architecture from Microprocessor to Super Computer, Oxford University Press
- 2. J. Hayes, Computer Architecture and Organization, TMH
- 3. Govind Rajalu, Computer Architecture, TMH
- 4. D. Patterson and J. Hennessy, Computer Organization and Design: The Hardware/Software Interface, Morgan Kaufman

L = Lecture, T = Tutorial, P = Practical, C = Credit