

DIGITAL DESIGN AND VERIFICATION

using
VERILOG & SYSTEMVERILOG



Sanjay Churiwala | Usha Mehta | Vaishali Dhare

WILEY