Institute:	Institute of Technology, School of Technology			
Name of Programme:	MTech CSE			
Course Code:	6CS278ME25			
Course Title:	Digital System Design			
Course Type:	Department Elective-I			
Year of Introduction:	2025-26			

NIRMA UNIVERSITY

L	T	Practical Component				
		LPW	PW	W	S	
3	0	2	-	-	-	4

Course Learning Outcomes (CLO):

At the end of the course, the students will be able to -

- 1. make use of the concepts of number system for representing numbers (BL3) in different bases and performing arithmetic operations in various number systems
- 2. apply the concepts of digital logic to develop a system using RTL (BL3)
- 3. simplify the Boolean logic using various techniques for sequential as (BL4)well as combinational circuits
- 4. design the digital system using behavioural modeling of Verilog and (BL6) VLSI designing.

T 1	5 a 4	۰.
	nı	IT
		LU

Contents

Teaching Hours (Total 45) Unit-I Introduction of the Digital System: Number system, Complements, 07 Number representation: BCD, floating point numbers Unit-II Simplify Boolean Expressions: Boolean algebra, application of 07 Boolean algebra in minimization of Boolean expressions, Boolean minimization using K-map and Quine McCluskey method. Introduction to Verilog Unit-III MSI Logic: Multiplexer, encoder, decoder, Introduction to behavior 07 modeling in Verilog Arithmetic circuits: Adder, subtractor, multiplier, comparator, Latches Unit-IV 07 and flipflop (SR, JK, T, D), counters, Registers Unit-V Sequential Circuits: Finite state machine, state graphs and tables, 07 Reduction of state table and state assignments. Arithmetic circuits using sequential design, Register transfer level (RTL) design, RTL design examples Unit-VI VHDL/HDL Programming: FPGA, VLSI design flow using HDL, 10 introduction to behavior, logic, and physical synthesis.

Self-Study:

The self-study contents will be declared at the commencement of the semester. Around 10% of the questions will be asked from self-study content.

99

Suggested Readings/ References:

- 1. M. Morris Mano and Mechael D. Ciletti, Digital Design: with an introduction to Verilog HDL, Pearson
- 2. Michael D Ciletti, Advanced Digital Design with the Verilog HDL, Pearson
- 3. Roth and Kinney, Fundamentals of Logic Design, Cengage learning
- 4. Roth, John and Lee, Digital system design using Verilog, Cengage learning.

Suggested List of Experiments:

Sr. No. Name of Experiments/Exercises Perform the following combinational logic implementation using Logisim 1 and Verilog HDL. Implement the simplified circuit for the given Boolean i) expression.

- Implement a half-adder, full-adder, half-subtractor and fullii) subtractor circuits.
- Implement the gate-level and behaviour modeling of various iii) logic gates using Verilog - HDL
- iv) Implement the above circuit using Verilog and NAND gates.
- Design the combinational logic using a multiplexer, b. v) decoder, c. ROMs and d. PLAs

2 Perform the following combinational logic implementation using Logisim 08 and Verilog HDL.

- i) Implement the various flip-flops.
- ii) Design the sequential logic to implement a module - n synchronous counter.
- Design the sequential logic to implement a module n ripple iii) counter.
- Design a binary sequential adder using registers iv)
- 3 Write a code in Verilog and HDL to implement the arithmetic circuits 06
- 4 Write a code in Verilog and HDL to implement the combinational logic 04 5
 - Write a code in Verilog and HDL to implement the sequential logic. 04

Hours

08