

NIRMA UNIVERSITY
SCHOOL OF TECHNOLOGY, INSTITUTE OF TECHNOLOGY
M. Tech. in Electronics & Communication Engineering (VLSI Design)
M.Tech Semester - I

L	T	Practical component				C
		LPW	PW	W	S	
3	-	2	-	-	-	4

Course Code	6EC105
Course Title	VLSI Physical Design

Course Learning Outcomes (CLOs):

At the end of the course, students will be able to -

1. Apply the concepts of graph theory
2. Comprehend and apply various algorithms to circuit partitioning Floor planning, Placement and Routing
3. Implement the VLSI physical design using CAD tools

Syllabus:

Teaching Hours: 45

UNIT I: Introduction to Graph Theory, Dependency/ Constraint graphs; Steiner Tree; Cliques, Clustering and Spanning Tree	05
UNIT II: Circuit Level Partitioning, cost function and constraints, Algorithm for Circuit partitioning	10
UNIT III: Floorplanning and Pin Allocation, problem definition and cost functions	15
UNIT IV: Placement and Routing, Algorithms, cost function and constraints, Area routing, Design Rule Check issue	08
UNIT V: Basic Concepts in Clock Networks, Modern Clock Tree Synthesis	02
UNIT VI: Timing closure, Timing Analysis and Performance constraints, Timing driven placement and routing, Physical synthesis	05

Self Study:

The self-study contents will be declared at the commencement of semester. Around 10% of the questions will be asked from self-study contents

Laboratory work:

Laboratory work will be based on above syllabus with minimum 10 experiments to be incorporated.

Suggested Readings:

1. Sadiq M Sait, Habib Youssef, VLSI Physical Design Automation: Theory and Practice
Publication: World Scientific
2. Andrew B Kahng, Jens Lienig VLSI Physical Design: From Graph partitioning to Timing Closure, Publication: Springer
3. Sung Kyu Lim, Practical Problems in VLSI Physical Design Automation, 2008 edition, Springer