

## NIRMA UNIVERSITY

<b>Institute:</b>	Institute of Technology
<b>Name of Programme:</b>	MTech Semiconductor Technology
<b>Course Code:</b>	6EC101CC22
<b>Course Title:</b>	Digital VLSI Design
<b>Course Type:</b>	Core
<b>Year of Introduction:</b>	2024-25

L	T	Practical component				C
		LPW	PW	W	S	
3	-	2	-	-	-	4

### Course Learning Outcomes (CLOs)

At the end of the course, students will be able to

1. evaluate characteristics of CMOS inverter (BL4)
2. analyse and design digital circuits using CMOS constrained by the design metrics (BL5)
3. optimize the layout of CMOS based digital circuits (BL5)
4. use commercial CAD tools for design and optimization. (BL6)

	<b>Contents</b>	<b>Teaching hours (Total 45)</b>
<b>Unit I</b>	<b>Introduction to VLSI</b> Introduction to VLSI design flow, VLSI design Methodologies, Design Hierarchy, Concept of Regularity, Modularity and Locality, VLSI design Styles.	<b>03</b>
<b>Unit II</b>	<b>Static Characteristics of MOS Inverter</b> Introduction, Voltage Transfer Characteristics (VTC) of Inverter, Significance of Noise Margins, Resistive-Load Inverter, n-type MOS Load Inverter, CMOS Inverter	<b>10</b>
<b>Unit III</b>	<b>Combinational MOS Logic Circuits</b> NOR and NAND Gates with Depletion nMOS Loads, Transient Analysis, CMOS NOR2 and NAND2 Gates, AOI Implementation, Pseudo-nMOS Gates, Complementary Pass-Transistor Logic (CPL), CMOS Full Adder, CMOS Transmission Gate (Pass Transistor), Effective W/L Calculations, Layout, Euler's Path, Stick Diagram.	<b>10</b>
<b>Unit IV</b>	<b>Sequential MOS Logic Circuits</b> NOR and NAND based SR Latch Circuits, Clocked-based SR Latch, Clocked JK Latch, CMOS D-Latch and Edge-Triggered Flip-Flop.	<b>10</b>
<b>Unit V</b>	<b>Dynamic Logic Circuits</b> Introduction, Basic Principles of Pass Transistor Circuits, Synchronous Dynamic Circuit Techniques, CMOS Dynamic Circuit Techniques.	<b>07</b>
<b>Unit VI</b>	<b>CMOS Circuit Modeling using Tools and Technology</b> PSPICE Model, Switch Level Modeling using Verilog Hardware Description Language (HDL)	<b>05</b>

**Self Study:**

The self-study contents will be declared at the commencement of the semester. Around 10% of the questions will be asked from self-study content.

**Laboratory Work:**

Laboratory work will be based on the above syllabus with a minimum of 10 experiments to be incorporated.

**Suggested Readings/References:**

1. Sung Mo kang, Yusuf Leblebici, CMOS Digital Integrated Circuits Analysis and Design, TATA McGraw-Hill.
2. Neil H. E. Weste, David Money Harris, CMOS VLSI Design A Circuits and Systems Perspective, Addison Wesley.
3. Jhon E. Ayers, Digital Integrated Circuits Analysis and Design, CRC Press

**Details of Laboratory  
Suggested List of Experiments**

Sr. No.	Practical	No. of Hours
1.	To get acquainted with CAD tool for layout design. Understand the design rule checks for layout design.	02
2.	To design resistive load inverter and prepare the layout.	02
3.	To design inverter with active load and prepare the layout of the same.	02
4.	To design CMOS inverter and prepare the layout. Plot the VTC curve and analyse the parameters.	02
5.	To design CMOS-based 2-input NAND gate, prepare the layout and analyse the parameters.	02
6.	To design CMOS-based 2-input NOR gate, prepare the layout and analyse the parameters.	02
7.	To design complex function using CMOS logic, prepare the layout and find equivalent W/L ratio.	02
8.	To design D latch and prepare the layout.	02
9.	To Prepare the layout for clocked SR Latch.	02
10.	To implement Boolean function using CMOS transmission gate.	02
11.	Design combinational circuit using CMOS Transmission gate.	02
12.	Design D flip flop using CMOS Transmission gate.	02
13.	To develop SPICE code for combinational CMOS circuits.	02
14.	To design combinational CMOS circuit using switch level modeling	02
15.	To design sequential CMOS circuit using switch level modeling	02